

GaN-ICs for monolithic integration of power systems 100V & 650V

To unlock the full potential of GaN power electronics, imec offers a unique GaN-on-SOI process. The deep-trench isolation implemented in this process provides full isolation between power devices, drivers, control and protection circuits. This, in turn, enables the manufacturing of complex GaN ICs. In addition to accommodating smaller form factors, the close proximity of devices drastically reduces parasitic inductance, resulting in a significant switching speed enhancement.

Low-cost MPW and dedicated mask runs

To make GaN-on-SOI devices and circuits more affordable and easily available to its customers, imec offers a Multi-Project Wafer (MPW) service. In this MPW model, mask, processing and engineering costs are shared across multiple customer designs, typically delivering prototyping runs of 40 samples dies. For even larger quantities, dedicated mask runs can also be requested which return approximately 12 x 200mm/8 inch wafers. For even larger productions runs, we offer the possibility of engaging with external manufacturing partners.

State-of-the-art e-Mode mode power devices on 200m/8-inch Si wafer

GaN-based power devices, mainly available as discrete components, have pushed operating frequencies and efficiencies of Switch Mode Power Supplies (SMPS) to record levels. However, the technology's full potential can only be unlocked by reducing the parasitic inductances.

Imec's GaN-on-SOI technology allows to monolithically integrate logic and power components onto the same die in all-GaN technology, addressing high-voltage applications such as Power Factor Correction converters (PFC) with the 650V platform and 48V and 12V power supplies for data centers and AI/Automotive chiplets with the new 100V platform special features.

With imec's GaN-IC technology you are able to:

- Integrate multiple transistors on a single IC using trench isolation
- Save package cost by packaging one instead of multiple devices
- Reduce system parasitic inductance



Picture of a 100V GaN-IC HB switch with driver and temperature sensor

GaN-on-SOI Design Kit

To make this technology more easily available, imec provides an extensive GaN-on-SOI Process Design Kit (PDK), both for 100V and 650V technologies. These kits include process documentation, library devices, layout guidelines for custom design, verification, and models. Low-ohmic and high- ohmic resistors are provided, as well as Metal/Oxide/Metal capacitors, Metal/Insulator/Metal capacitors, and low voltage logic devices. These enable customers to design highly integrated GaN power systems on chip. The PDKs are available after signing imec's GaN-IC Design Kit License Agreement (DKLA).

40 V e-MODE p-GaN HEMT

Datasheet Power Device with W_{off} = 120 mr

Symbol	Description	Test conditions	Min	Тур	Max	Unit	
ABSOLUTE MAXIMUM RATINGS							
BV _{DS}	Drain-Source voltage			40		V	
I _D	Pulsed Drain current	1 ms pulse			24	А	
$V_{_{\rm GS}}$	Gate-Source voltage		-10		7	V	
ON/OFF	STATE CHARACTER	ISTICS					
BV _{DS}	Drain-Source voltage	V _{GS} = 0 V	40			v	
I _{DSS}	Drain-Source leakage	V _{GS} = 0 V, V _{DS} = 650 V T= 25° C		300	<1000	nA/ mm	
		V _{GS} = 0 V, V _{DS} = 650 V T= 150° C		10	<100	μA/ mm	
I _{gss}	Gate-Forward leakage	V _{DS} = 0 V, V _{GS} = 7 V T= 25° C		13	<100	μA/ mm	
R _{ds-on}	Drain-Source ON resistance	V _{GS} = 7 V, V _{DS} = 0.1 V T= 25° C		2.8	5.5	μA/ mm	
		V _{GS} = 7 V, V _{DS} = 0.1 V T= 150° C		5.3	8.8	Ω mm	
$V_{_{TH}}$	Gate-Threshold voltage	maximum g _m	2.1	2.5	2.9	V	
DYNAMIC CHARACTERISTICS							
C _{ISS}	Input capacitance	V _{GS} = 0 V V _{DS} = 20 V f = 100 kHz		0.52		pF/ mm	
C _{oss}	Output capacitance			0.69		pF/ mm	
C _{RSS}	Reverse transfer capacitance			62		pF/ mm	
DISPER- SION	Dynamic Ron (normalized)	T= 25° C till 150° C, 0-100 Volt range pulsed 10 us on 1990 us off			<25	%	

100 V e-MODE p-GaN HEMT

Datasheet Power Device with W _ = 120 mn

Symbol	Description	Test conditions	Min	Тур	Max	Unit			
ABSOLUTE MAXIMUM RATINGS									
BV _{ds}	Drain-Source voltage			100		V			
I _D	Pulsed Drain current	1 ms pulse			23	A			
$V_{_{GS}}$	Gate-Source voltage		-10		7	V			
ON/OFF STATE CHARACTERISTICS									
BV _{DS}	Drain-Source voltage	V _{GS} =0 V	100			V			
1	Drain-Source leakage	V _{GS} = 0 V, V _{DS} = 650 V T= 25° C		300	<1000	nA/ mm			
Dss		V _{GS} = 0 V, V _{DS} = 650 V T= 150° C		10	<100	μA/ mm			
I _{gss}	Gate-Forward leakage	V _{DS} = 0 V, V _{GS} = 7 V T= 25° C		13	<100	μA/ mm			
D	Drain-Source ON resistance	V _{GS} = 7 V, V _{DS} = 0.1 V T= 25° C		3.5	6	μA/ mm			
R _{DS-ON}		V _{GS} = 7 V, V _{DS} = 0.1 V T= 150° C		6.8	10	Ω mm			
V _{TH}	Gate-Threshold voltage	maximum g _m	2.1	2.5	2.9	V			
DYNAMIC CHARACTERISTICS									
C _{ISS}	Input capacitance	V _{GS} = 0 V		0.52		pF/ mm			
C _{oss}	Output capacitance	$V_{DS} = 20 V$ f = 100 kHz		0.61		pF/ mm			
C _{RSS}	Reverse transfer capacitance			30		pF/ mm			
DISPER- SION	Dynamic Ron (normalized)	T= 25° C till 150° C, 0-100 Volt range pulsed 10 us on 1990 us off			<25	%			

Symbol	Description	Test conditions	Min	Тур	Max	Unit
ABSOLUT	E MAXIMUM RATIN	NGS				
BV _{DS}	Drain-Source voltage			>650		V
l _d	Pulsed Drain current	1 ms pulse			7.5	А
V_{gs}	Gate-Source voltage				7	V
ON/OFF	STATE CHARACTER	ISTICS				
BV _{DS}	Drain-Source voltage	$V_{gg} = 0 V$	650			v
I _{DSS}	Drain-Source	V _{GS} = 0 V, V _{DS} = 650 V T= 25° C		100	1000	nA/ mm
	leakage	V _{GS} = 0 V, V _{DS} = 650 V T= 150° C		50	500	μΑ/ mm
I _{GSS}	Gate-Forward leakage	V _{DS} = 0 V, V _{GS} = 7 V T= 25° C		20	100	μΑ/ mm
R _{ds-on}	Drain-Source ON	V _{GS} = 7 V, V _{DS} = 0.1 V T= 25° C		14	18	μΑ/ mm
	resistance	V _{GS} = 7 V, V _{DS} = 0.1 V T= 150° C		30	35	Ω mm
V _{th}	Gate-Threshold voltage	maximum g _m	2.1	2.3	2.9	V

36 mm								
Symbol	Description	Test conditions	Min	Тур	Max	Unit		
DYNAMIC CHARACTERISTICS								
C _{ISS}	Input capacitance	V _{GS} = 0 V V _{DS} = 650 V f = 1 MHz		47.2		pF		
C _{oss}	Output capacitance			14.6		pF		
C _{RSS}	Reverse transfer capacitance			0.12		pF		

Cointegration of low-side and high-side power devices is possible using GaN-on-SOI substrates as the buried oxide of the SOI, the oxide-filled deep trenches and deep Si contact effectively eliminate the back-gating effect that is common on the GaN-on-Si substrates. Imec's monolithic integration allows the cointegration of the driver, resulting in lower parasitic inductances, unlocking the full potential of the fast-switching speed of GaN power devices.

Further functionality can be added through the low-voltage logic and analog switches, the high-ohmic and low-ohmic resistors and the integrated MIM-capacitors.

> Contact details MPW RUNS ganmpw@imec-int.com



This leaflet is carbon neutral printed.

DISCLAIMER - This information is provided 'AS IS', without any representation or warranty. Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut"), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec India (Imec India Private Limited), imec Florida (IMEC USA nanoelectronics design center).