

DARE22G
1.2 V SSTL Library
Product Brief

## **Product Overview**

DARE22G SSTL12 provides single-ended and differential transceiver I/O cells for the implementation of radiation-hardened DDR4 interfaces in the commercial GF 22 nm FDSOI CMOS technology.

DARE22G SSTL12 library also includes a voltage reference generator and I/O supply cells for the implementation of SSTL domains compatible with I/O rings based on the DARE22G I/O library.

DARE22G exploits the intrinsic SEL immunity provided by the FDSOI technology in combination with special radiation-hardening-by-design (RHBD) techniques to mitigate TID and single-event effects in I/O rings.

DARE22G SSTL12 interfaces are fully compliant with the DDR4 standard and can achieve data signaling rates up to 3.2 Gbit/s. DARE22G supports different configurations for transmitter drivers (R<sub>ON</sub>) and receiver on-die terminations (ODT).

## **Features**

DARE22G SSTL12 library features include:

- 1.2 V I/O supply domain cells
- Pad-limited fixed-height narrow layout
- Distributed power-on control
- Cold spare functionality
- 2 kV ESD protection (HBM)
- SET immunity over 60 MeV.cm<sup>2</sup>/mg
- SEL immunity over 70 MeV.cm<sup>2</sup>/mg
- TID immunity over 100 krad (SiO<sub>2</sub>)

## SSTL Transceivers

DARE22G SSTL12 transceivers cells are available in both single-ended (RXTX\_SE) and differential (RXTX\_DIFF) variations. These I/O cells are configurable to operate in either transmitter or receiver mode.

#### **Cell Features**

SSTL12 RXTX main functionalities include:

- Data transfer rates up to 3.2 Gbit/s
- Power-down mode (< 80 μA)</li>
- Two driving capabilities  $R_{ON}$  (34 and 40  $\Omega$ )
- Multiple ODT configurations (34 to 240  $\Omega$ )
- Digital R<sub>ON</sub>/ODT calibration for process variation compensation
- Configurable reference voltage (0.65 to 1.19 V)
- Pseudo-Open Drain for low power consumption

### Pin Interface

Pin Name	Туре	Description		
VDDIO	Power	I/O power supply		
VSSIO	Ground	I/O ground supply		
VDDC	Power	Core power supply		
VSSC	Ground	Core ground supply		
VREF	Analog	Internal reference voltage		
PWROK	Analog	Core supply voltage flag		
PDB	Digital	Power-down enable		
DS[2:0]	Digital	Impedance selection		
<b>ZQ_TUNE</b> [2:0]	Digital	ODT calibration bits		
DIN	Digital	TX core input		
PADN	SSTL	TX outputs or RX inputs		
PADP		(differential cell)		
PAD	SSTL	TX output or RX input		
		(single-ended cell)		
DOUT	Digital	RX core output		

## **Physical Dimensions**

DARE22G SSTL12 is implemented in the same padlimited fixed-height narrow layout template defined by the DARE22G I/O library.

Cell Name	Width	Height
SSTL12_RXTX_SE	150 μm	89 µm
SSTL12 RXTX DIFF	300 µm	89 µm

### Contact

For further information, please contact us at dare@imec.be

# **Operating Conditions**

Performance and reliability are not guaranteed outside these recommended operating boundaries.

Parameter	Name	<b>M</b> inimum	Typical	Maximum	Unit
Core supply voltage	$V_{\text{DD0V8}}$	0.72	0.8	0.88	٧
I/O supply voltage	$V_{\text{DD}1V2}$	1.14	1.2	1.26	V
Operating temperature	Tj	-40	25	125	°C
ESD rating (HBM)	$V_{HBM}$	2			kV
TID immunity	TID	100			krad (SiO <sub>2</sub> )
SET hardening	$SET_th$	60			MeV.cm <sup>2</sup> /mg
SEL hardening	$SEL_th$	70			MeV.cm <sup>2</sup> /mg